

Obtaining asynchronous benefits from synchronous design flow

Charlie Brej

cb@cs.man.ac.uk

Amulet Group
Manchester University



Obtaining asynchronous benefits from synchronous design flow

Aims

Simple generation of asynchronous designs
(Engineers, Bosses and Marketing)

Use of synchronous tools and experience
(Preserve the production line structure)

Compete with synchronous implementations
(Speed, Power, EMC...)

Transparent synthesis
(WYSIWYG)



Direct translation

Synchronous to asynchronous conversion
(Simple and robust)

Transparent operation
(Full control over the design)

Intrinsically fast conversion
(Desktop computer, quick turn-around time and scalable)

Good input designs give good result designs*
(*usually)




Obtaining asynchronous benefits from synchronous design flow


Asynchronous designs

Synchronous Designs

Global clock separates tokens



'Think Tokens'



Asynchronous Designs

Handshaking separates tokens



THE UNIVERSITY
of MANCHESTER

Translation

What does the clock do?

- 1) Stops tokens over-writing each-other
- 2) Ensures a computation a worst case amount of time
- 3) Synchronises

Replace clocks with handshakes?


When is the operation complete?




Obtaining asynchronous benefits from synchronous design flow

Direct Translation Method

Synchronous




Conversion Table



Each element in the synchronous design is replaced using the conversion table

Asynchronous




Conversion table holds replacements for: latches, gates and forks



Obtaining asynchronous benefits from synchronous design flow

Tool Flow



The conversion is kept outside the synchronous design-test cycle



Obtaining asynchronous benefits from synchronous design flow

Optimization

Pipelining latches | Increase Pipelining

Semi/Fully decoupled latches | Reduce synchronisation

Anti-token latches | Remove unneeded 'in-flight' tokens

1-of-4 data encoding | Reduce power consumption

Conditional read/write elements | Reduce power consumption and synchronization


Retrofit to synchronous source

All elements are 'safe' in the synchronous design



Obtaining asynchronous benefits from synchronous design flow

Optimization Flow



Technology Mappings

DIMS

(Large and Slow but Safe QDI)

Early Output


(Fast, Smaller, Not safe, Fault testing)

Safe Early Output

(Medium speed and size, QDI)

Mixture

(Easy connections between technologies)



DIMS and early output gates

Possible design properties

Bit-level pipelining

Average case performance

Smoothed power signature
(security and EMI)

Faster than synchronous performance
(on some Early Output circuits e.g. Red Star)

Simple super-pipelining
(just add pipelining latches)



Future work

Optimization element effect and placement rules

Additional optimization elements

System simulation and detection of rules

Automatic optimization element insertion
(placed or hinted)

Automatic simulate-optimize cycle



Summary

Direct translation

Technology mappings

Optimization elements

Good resultant designs

Scalable

Thank you.

